A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip
نویسندگان
چکیده
منابع مشابه
A 600kHz to 1.2GHz all-digital delay-locked loop in 65nm CMOS technology
This paper presents an ultra-wide-range all-digital delaylocked loop (DLL). The proposed DLL uses a novel delay circuit which uses the transistor’s leakage current in advanced CMOS process to generate a very large propagation delay. Thus, the proposed DLL can operate at very low frequency with small chip area and low power consumption. The proposed DLL can operate from 600 kHz to 1.2GHz in the ...
متن کاملDesign of a Tapped Delay Line Time-To-Digital Converter with 0.18ΜM CMOS
This paper designed a tapped delay line Time-to-Digital Converter(TDC) based on 0.18μm CMOS, there is total level 128 voltage-controlled delay line.The symmetric delay phase-locked loop is used to increase the stability of delay chain and reduce the system clock’s skew and jitter. The simulation results show that : when the voltage is 1.8V, and the reference clock frequency is 250MHz, the least...
متن کاملHigh Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
متن کاملA Low Power High Accuracy Cmos Time-to-digital Converter
actly in the last delay element. In the measurement, the input period T,,, with TIl<Tref will be fed into the delay In this paper, we present a new CMOS time-toline instead. Suppose that T,, disappears in the n-th delay digital converter (TDC) with the cyclic delay line strucelement, then the width is measured as n x TrCf / N , ture. The static supply current is 2-nA only. Furthermore, where N ...
متن کاملSingle-Stage Vernier Time-to-Digital Converter with Sub-Gate Delay Time Resolution
This paper presents a single-stage Vernier Time-to-Digital Converter (VTDC) that utilizes the dynamic-logic phase detector. The zero dead-zone characteristic of this phase detector allows for the single-stage VTDC to deliver sub-gate delay time resolution. The single-stage VTDC has been designed in 0.13 μm CMOS technology. The simulation results demonstrate a linear input-output characteristic ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Nuclear Science
سال: 1996
ISSN: 0018-9499,1558-1578
DOI: 10.1109/23.507177